



FIG. 2A

LV Encoding

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Group	S/P		CtrlOp		E/D		UAF		InstrCnt		0	0	0	SU	LU	ALU	MAU	DSU	Vb	0											VIMOFFS

FIG. 2B

LV Syntax/Operation

Instruction	Operands	Operation
LV.{SP}	V[01], VIMOFFS, InstrCnt, D = {SLAMD}, F = {AMDN}	(V[01]+VIMOFFS)[SU].enable ← 0 if (D = S) (V[01]+VIMOFFS)[LU].enable ← 0 if (D = L) (V[01]+VIMOFFS)[ALU].enable ← 0 if (D = A) (V[01]+VIMOFFS)[MAU].enable ← 0 if (D = M) (V[01]+VIMOFFS)[DSU].enable ← 0 if (D = D)  (V[01]+VIMOFFS)[UAF] ← ALU if (F = A or F =) (V[01]+VIMOFFS)[UAF] ← MAU if (F = M) (V[01]+VIMOFFS)[UAF] ← DSU if (F = D) (V[01]+VIMOFFS)[UAF] ← None if (F = N)  for (i = 0; i < InstrCnt; i++){ Load instruction into (V[01]+VIMOFFS) if (SU Instr AND D! = S){(V[01]+VIMOFFS)[SU].enable ← 1} if (LU Instr AND D! = L){(V[01]+VIMOFFS)[LU].enable ← 1} if (ALU Instr AND D! = A){(V[01]+VIMOFFS)[ALU].enable ← 1} if (MAU Instr AND D! = M){(V[01]+VIMOFFS)[MAU].enable ← 1} if (DSU Instr AND D! = D){(V[01]+VIMOFFS)[DSU].enable ← 1} }

FIG. 3A

XV Encoding

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Group	S/P	CtrlOp		VX	UAF	0	0	0	0	0	0	0	0	SU	LU	ALU	MAU	DSU	Vb	0	VimOffs										

300

FIG. 3B

XV Syntax/Operation

Instruction Operands	Operation
XV.[SP]      V[01], VIMOFFS, E = {SLAMD}, F = {AMDN}	Execute(V[01]+VIMOFFS)[SU] if (E = S) Execute(V[01]+VIMOFFS)[LU] if (E = L) Execute(V[01]+VIMOFFS)[ALU] if (E = A) Execute(V[01]+VIMOFFS)[MAU] if (E = M) Execute(V[01]+VIMOFFS)[DSU] if (E = D)  (V[01]+VIMOFFS)[UAF] ← ALU if (F = or F = A) (V[01]+VIMOFFS)[UAF] ← MAU if (F = M) (V[01]+VIMOFFS)[UAF] ← DSU if (F = D) (V[01]+VIMOFFS)[UAF] ← None if (F = N)

310